

**APPLICATION**  
**FOR**  
**UNITED STATES LETTERS PATENT**

**APPLICANT NAME:** Naoko Pia Sanda et al.

**TITLE:** Method and Application of PICA (Picosecond Imaging  
Circuit Analysis) for High Current Pulsed Phenomena

**DOCKET NO.:** BUR920030069US1

**INTERNATIONAL BUSINESS MACHINES CORPORATION**

**Certificate of Mailing Under 37 CFR 1.10**

I hereby certify that, on the date shown below, this correspondence  
is being deposited with the United States Postal Service in an envelope  
addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria,  
VA 22313-1450 as "Express Mail Post Office to Addressee"

"Express Mail" Label No.: ER 363633784 US

On: 3/31/04

Bethany J. Fitzpatrick

Typed or Printed Name of Person Mailing Correspondence

Bethany J. Fitzpatrick 3/31/04  
Signature Date

1     **Method and Application of PICA (Picosecond Imaging Circuit**  
2             **Analysis) for High Current Pulsed Phenomena**

3                     **BACKGROUND OF THE INVENTION**

4                             **1. Field of the Invention**

5             The present invention relates to picosecond imaging circuit analysis in  
6     integrated circuits and, more particularly, to evaluation of latchup, ElectroStatic  
7     Discharge (ESD) and power bus robustness in computer chips.

8             Secondly, this invention relates to an apparatus and a method for a trans-  
9     mission line pulse picosecond imaging circuit analysis tool, and more particularly  
10    for characterization of pulsed voltage, current, and photon emissions in computer  
11    chips.

12            Thirdly, the present invention relates to the emulation of PICA (Picosecond  
13    Imaging Circuit Analysis) in integrated circuits from electrothermal circuit  
14    simulation, and more particularly, to evaluation of high current electrothermal  
15    phenomena in computer chips.

16            It is noted that the time scale for the optical measurement may be  
17    picoseconds or any other multiple thereof in accordance with this invention.

18     **2. Description of the Related Art**

19            As electronic components become smaller and smaller along with the internal  
20    structures in integrated circuits, the risk of either completely destroying or  
21    otherwise impairing electronic components from latchup increases. In particular,  
22    many integrated circuits are highly susceptible to latchup damage. Latchup, which  
23    involves a high current state leading to destructive or catastrophic damage, is  
24    typically understood as initiation of a PNPN structure, or silicon controlled rectifier

1 (SCR) structure. The PNP structure is intentionally designed, or is the result of a  
2 PNP structure unintentionally formed between structures. Latchup can occur  
3 within peripheral circuits or internal circuits, within one circuit (intra-circuit) or  
4 between multiple circuits (inter-circuit). Latchup has become a critical problem for  
5 the electronics industry. Device failures are not always immediately catastrophic.  
6 Often the device is weakened only slightly, but is less able to withstand normal  
7 operating stresses, and that weakness may result in a reliability problem. Latchup  
8 is initiated by an equivalent circuit of a cross-coupled PNP and NPN transistor.

9       Regenerative feedback occurs between a PNP and an NPN transistor. With  
10 the base and collector regions being cross-coupled, current flows from one device  
11 leading to the initiation of the second. Such PNP and NPN elements can exist in any  
12 diffusions or implanted regions of other circuit elements (e.g. P- channel MOSFETs,  
13 N- channel MOSFETs, resistors, etc) or actual PNP and NPN bipolar transistors.

14       FIG. 1 illustrates a prior art CMOS FET device 7, which comprises a P-  
15 doped silicon substrate 18 in which an N-well 8 has been formed. An N+ doped  
16 contact region 10 and one of the source/drain P doped diffusion regions 12 are  
17 shown formed in the N-well. A P+ doped contact region 16 and one of the  
18 source/drain N+ diffusion regions 14 are shown formed in the P- doped substrate 18.  
19 The N+ doped contact region 10 is connected by line 10C to power supply voltage  
20 VDD and P+ doped contact region 16 is connected by line 16C to reference potential  
21 VSS. Line 12C is connected to P+ doped diffusion region 12 and line 14C is  
22 connected to the N+ doped diffusion region 14.

23       For example in a CMOS device, such as the device 7 in FIG. 1, an unwanted,  
24 parasitic PNP structure is formed with a P- diffusion in the N-well 8 in the P-  
25 doped substrate 18. In the case of a parasitic PNP, the N- well region 8 and the  
26 substrate region 18 are inherently involved in the latchup current exchange between

1 regions. Latchup triggering conditions are a function of the current gain of the  
2 parasitic PNP and parasitic NPN bipolar transistors, and the resistance between the  
3 emitter and the base regions of those parasitic bipolar transistors. This inherently  
4 involves the N- well 8 and the substrate region 18. The latchup sensitivity is a  
5 function of spacings (e.g. base width of the parasitic NPN bipolar transistor and  
6 base width of the parasitic PNP bipolar transistor), current gain of the parasitic  
7 transistors, substrate resistance and spacings, and the well resistance and spacings.  
8 Isolation regions also play a role in the latchup sensitivity of a technology.

9        Latchup tolerance scaling is a function of the doping concentrations, and  
10 scaling characteristics of a technology. A common solution to reduce noise is to  
11 lower the well and substrate resistances.

12        In internal circuits and peripheral circuitry, latchup and noise are both a  
13 concern. Latchup and noise are initiated in the substrate from overshoot, and  
14 undershoot phenomena. These are generated by CMOS off-chip driver circuitry,  
15 receiver networks, and ESD devices. In CMOS I/O circuitry, undershoot and  
16 overshoot can lead to injection in the substrate. Hence, both a P- channel MOSFET  
17 and N- channel MOSFET can lead to substrate injection. Simultaneous  
18 switching of circuitry where overshoot or undershoot injection occurs, leads to  
19 injection into the substrate which leads to both noise injection and latchup  
20 conditions. Supporting elements in these circuits, such as pass transistors, resistor  
21 elements, test functions, overvoltage dielectric limiting circuitry, bleed resistors,  
22 keeper networks and other elements can lead to injection into the substrate.  
23 ESD elements connected to the input pad can also lead to noise injection and  
24 latchup. ESD elements that can lead to noise injection, and latchup include  
25 MOSFETs, PNPN SCR, ESD structures, P+/N- well diodes, N-well-to-substrate  
26 diodes, N+ diffusion diodes, and other ESD circuits. ESD circuits can contribute to  
27 noise injection into the substrate and latchup.

1           With the growth of the high-speed data rate transmission, optical  
2   interconnect, wireless and wired marketplaces, the breadth of mixed signal and  
3   radio frequency (RF) applications and requirements is broad. Each type of  
4   application space has a wide range of power supply conditions, a number of  
5   independent power domains, and circuit performance objectives. Different power  
6   domains are established between digital, analog and radio frequency (RF)  
7   functional blocks on an integrated chip. With System-On-a-Chip (SOC), different  
8   circuit and system functions are integrated into a common chip substrate.

9           Latchup leads to interaction of the ESD network, the I/O circuit, and the  
10   power bus as well as the chip substrate and architecture. Latchup is initiated or  
11   triggered by the ESD element, or the I/O circuit. When it occurs, the failure  
12   process, temporally, is not observed and it is not clear what is the current path, what  
13   is the process of initiation and what are the elements involved. For ESD networks, it  
14   is not clear what is the mode of operation and what is the response as the current is  
15   increased. Again, in observing ESD failures it is hard to tell after failure of whether  
16   the ESD or the I/O circuit failed first. Again, having analysis in a time domain  
17   would allow visualization of the failure process.

18          For RF applications in RF CMOS, BiCMOS, BiCMOS SiGe and analog  
19   applications, that become oscillatory as the RF signal increases, failure of the RF  
20   circuits and ESD, can destroy elements. With respect to RF signal levels which can  
21   destroy circuits, knowledge of the positive or negative oscillation peaks will allow  
22   understanding how the RF circuit fails. Using the photon emission evaluation  
23   process, an element that is leading to failure can be identified.

24          For analysis of semiconductor failure mechanisms and evaluation of the  
25   optical sources, it is valuable for us to distinguish whether structures are in forward  
26   or reverse bias and whether the structures are generating low electric field and high

1 electric fields. This is important for understanding the recombination emissions  
2 from those of avalanche phenomena.

3 High current pulse testing is valuable for evaluation of electronic components  
4 under a pulsed mode. For the evaluation of the current and voltage, a system is  
5 needed that is capable of capturing the current, and voltage of the component.  
6 Hence it is important for a test system to be able to measure the voltage and current  
7 to provide an understanding of the voltage and current under pulsed conditions.  
8 Measurements of the pulsed voltage and current can provide the terminal currents  
9 in a device.

10 Photons are emitted from the structures. Analysis of the spatial density and  
11 time evolution of the photon emission allows for the understanding of how the  
12 current distributes in the structure. Photon emissions using a DC voltage source  
13 provides a DC method of determining the photon emissions.

14 PICA (Picosecond Imaging Circuit Analysis) has been previously used to  
15 observe the switching activities of CMOS circuits and is described in U.S. Patent  
16 Number 5,940,545 entitled, "Noninvasive Optical Method for Measuring Internal  
17 Switching and Other Dynamic Parameters of CMOS Circuits", and is herein  
18 incorporated by reference. A test system and method that can provide the pulsed  
19 voltage, current, and PICA for photon emission mapping temporally in space and  
20 time will allow for a high current pulse method that is utilized for electronic  
21 components.

## 22 SUMMARY OF THE INVENTION

23 A new tool has been developed for evaluation of photon emissions from high  
24 current phenomena using a pulse train of high current into an unpowered chip. The

1 motivation of this was to evaluate high current phenomena such as latchup, ESD, or  
2 other high current issues.

3 This tool shows the emissions in space and time by providing a visual  
4 capability to visualize the photon emissions. This new tool has the ability to watch  
5 the emissions in space and time and determine faults, failure and triggering of  
6 undesired states.

7 A difficulty with this method is that the emissions are not intuitive, and a  
8 means to emulate this capability with circuit simulation would be valuable.

9 Hence the invention is defined to provide a means to emulate the photon  
10 emission visual mapping to allow predictive as well as intuitive interpretations of the  
11 photon emission signals demonstrated from the transient photon emission tool.

12 It is an object of the present invention to provide a method, which improves  
13 the latchup tolerance and allows for the evaluation of latchup in a temporal process.

14 Another object of the invention is to provide a method, which evaluates the  
15 transient latchup tolerance and allows for the evaluation of latchup dynamically.

16 It is still another object of the present invention to provide a method, which  
17 evaluates the ESD robustness and allows for the evaluation of ESD device response  
18 as a function of increased current level.

19 It is a further object of the present invention to provide a method, which  
20 evaluates the power bus and ground robustness and allows for the evaluation of  
21 power bus design weaknesses as a function of increased current level.

1           It is still a further object of the present invention to provide a method, which  
2 evaluates the RF power-to-failure.

3           The present invention provides structures, methods and apparatus for  
4 evaluation of latchup protection, ESD, power bus and substrate distribution and the  
5 interaction of these in time for dynamic pulses, or A.C. variation. This method and  
6 apparatus addresses the co-synthesis of an improved latchup tolerant circuits and a  
7 noise reduction system.

8           It is an object of the present invention to provide an apparatus and a method  
9 which allows for the measurement of the current, voltage, and photon emission  
10 intensity and spatial distribution for time varying signals.

11          It is an object of the present invention to provide an apparatus and a method  
12 for measurement of the current, voltage, and photon emission intensity and spatial  
13 distribution for pulsed phenomena.

14          The present invention provides structures, methods and apparatus for  
15 evaluation of current, voltage and photon emission distribution.

16          An object of the present invention is to provide a method that predicts  
17 photon emissions from device simulation to provide a photo-mapping in space and  
18 time.

19          It is an another object of the present invention to provide a method, which  
20 predicts photon emissions from an electro-thermal device simulation to provide a  
21 photo-mapping in space and time as well as address the self-heating and thermal  
22 effects in the circuits, and chip substrate.



1           **Still another object of the present invention is to provide a method which**  
2     **predicts photon emissions from an electro-thermal device simulation to provide a**  
3     **photo-mapping in space and time which emulates a transient picosecond imaging**  
4     **circuit analysis tool mapping in space and time to compare the simulated emission**  
5     **map to the actual emission map.**

6           **It is an object of the present invention to provide a reverse method which**  
7     **predicts current and voltage values associated with structures from a transient**  
8     **picosecond imaging circuit analysis tool by means of identification of the emission**  
9     **and predict current and voltage conditions in a circuit or semiconductor chip.**

10          **One more object of the present invention is to provide a reverse method,**  
11     **which predicts current and voltage values associated with structures from a**  
12     **transient picosecond imaging circuit analysis tool by means of identification of the**  
13     **emission and predict current and voltage conditions in a circuit or semiconductor**  
14     **chip wherein the mapping is compared to results of an electrothermal simulation**  
15     **tool.**

16          **An object of the present invention is to provide a method, which utilizes**  
17     **Photon Emission Microscopy (PEM) to extract the electrical states at high current.**

18          **Finally, an object of the present invention is to provide a method, which**  
19     **allows for experimental distinguishing of radiative recombination of electron hole**  
20     **pairs and the relaxation of hot electrons generated in the high field regions using**  
21     **optical filtering.**

22          **In accordance with this invention, a method is provided for operating a**  
23     **Picosecond Imaging Circuit Analysis (PICA)/ high current source system. The**  
24     **method comprises applying pulses from a high current pulse source to a Device**

1 Under Test (DUT); employing a photosensor means for detecting photon emissions  
2 from the DUT; receiving signals from the photosensor means to map photon  
3 emissions from the DUT; and employing data processing means for relating the  
4 photon emissions to specific features of the DUT. Preferably the method includes  
5 employing high current source means to generate a pulse train which increases in  
6 amplitude with time; and the pulse train is periodic or aperiodic. Preferably, the  
7 pulse train is an ElectroStatic Discharge (ESD) event selected from the group  
8 consisting of a Human Body Model (HBM), a Machine Model (MM), a Charged  
9 Device Model (CDM), a Reverse Charge Device Model (RCDM), a Socketed Device  
10 Model (SDM), a Charged cable Discharge Event (CDE), and a Transmission Line  
11 Pulse (TLP).

12 Preferably, the method comprises the following steps. Provide a current  
13 probe to measure current in the DUT. Provide a voltage probe to measure voltage  
14 in the DUT. Provide a leakage measurement means for evaluation of a device.  
15 Provide a photon collection process in time from the device. Provide a step increase  
16 in the high current pulse source amplitude after adequate emission data is  
17 established. Provide a Computer Aided Design (CAD) system to visualize the  
18 emissions on the chip mapping. Provide a means to store voltage, current, leakage  
19 and photon emissions from the device. Provide an averaging means of voltage,  
20 current, leakage, and photon measure. Provide a means of visualization of a photon  
21 intensity spatially. Provide a means to plot voltage, current, leakage an a measure  
22 of photon emissions from the device, whereby high current pulse and photon  
23 emission analysis is provided.

24 In accordance with another aspect of this invention, a method is provided for  
25 evaluation of photon emissions and high current robustness of a semiconductor chip  
26 comprising the following steps. Provide electrical signals to pads of the  
27 semiconductor chip. Eliminate power supply D.C. voltage levels to the chip to set

1 the chip into an unpowered state. Provide a pulse train source producing pulses  
2 with a fixed pulse width and fixed rise and fall times for a pre-determined pulse  
3 current magnitude into the pads of the semiconductor chip. Provide filtered light  
4 emissions by filtering light emissions of a first frequency range from the  
5 semiconductor chip. Collect the filtered light emissions and determining an  
6 adequate number of pulses to provide adequate signal magnitude for analysis.  
7 Evaluate the functionality of the semiconductor chip to evaluate parametric shifts or  
8 destruction. Increase the current magnitude of the pulse train and repeat the  
9 aforementioned steps until destruction of the semiconductor chip, and repeat all the  
10 above steps with a second filter frequency range. Preferably, the pulse train source  
11 provides pulses with a plurality of pulse widths; the pulse train source provides  
12 pulses with a plurality of pulse rise times; a filter is used to determine electron-hole  
13 pair recombination; and the filter is used to determine avalanche breakdown; and  
14 the filters are rg780 and bg39.

15 In accordance with a further aspect of this invention, the method provides a  
16 picosecond imaging circuit analysis / high current source system and emulator by  
17 the following steps. Provide a high current pulse source. Provide a photon  
18 collection process in time. Provide a step increase in the high current pulse source  
19 amplitude after adequate emission data is established. Provide a Computer Aided  
20 Design CAD) system to visualize the emissions on the chip mapping. Provide an  
21 electro-thermal circuit simulation. Provide a post-processor to generate the photon  
22 emission rate. Provide an emulated mapping of the photon collection process in  
23 time; and provide a comparator between the actual photon mapping and the  
24 emulated photon mapping.

25 In accordance with yet another aspect of this invention a computer program  
26 product is provided comprising a computer useable medium having computer  
27 readable program code embodied therein for operating a to picosecond imaging

1 circuit analysis / high current source system. The program product includes as  
2 follows:  
3 a) program code configured to provide a high current pulse source;  
4 b) program code configured to employ a photosensor means for detecting photon  
5 emissions from a device under test;  
6 c) program code configured for receiving signals from said photosensor means to  
7 map photon emissions from said DUT; and  
8 d) program code configured for employing data processing means for relating said  
9 photon emissions to specific features of said DUT.

10 Preferably, program codes are configured to operate high current source  
11 means for generating a pulse train which increases in amplitude with time; the  
12 program codes configured to the pulse train are periodic or aperiodic. Preferably  
13 the computer program product includes program code configured whereby the  
14 pulse train is an ElectroStatic Discharge (ESD) event selected from the group  
15 consisting of a Human Body Model (HBM), a Machine Model (MM), a Charged  
16 Device Model (CDM), a Reverse Charge Device Model (RCDM), a Socketed Device  
17 Model (SDM), a Charged cable Discharge Event (CDE), and a Transmission Line  
18 Pulse (TLP).

19 In accordance with a different aspect of this invention, a picosecond imaging  
20 circuit analysis / high current source analysis apparatus is provided including the  
21 following features. A high current source means is provided for applying a pulse to  
22 a Device Under Test (DUT). A photosensor means detects photon emissions from a  
23 DUT. A data acquisition circuit receives signals from the photosensor means for  
24 mapping of photon emissions from the DUT. Data processing means is connected to  
25 the data acquisition circuit for relating the photon emissions to specific features of  
26 the DUT. Preferably the high current source means generates a pulse train which  
27 increases in amplitude with time; the pulse train is periodic or aperiodic.

1 Preferably, the pulse train is an ElectroStatic Discharge (ESD) event selected from  
2 the group consisting of a Human Body Model (HBM), a Machine Model (MM), a  
3 Charged Device Model (CDM), a Reverse Charge Device Model (RCDM), a  
4 Socketed Device Model (SDM), a Charged cable Discharge Event (CDE), and a  
5 Transmission Line Pulse (TLP); and an algorithm is provided to relate the photon  
6 emission to the power to failure.

7 In accordance with another aspect of this invention a high current pulse  
8 electrical and picosecond imaging circuit analysis apparatus is provided which  
9 includes a pulse source, a transmission line cable from the the pulse source to a  
10 structure with a high voltage switch connected in the transmission line cable, an  
11 oscilloscope, a current probe, a voltage probe, a leakage measurement source,  
12 photo-detector array, a data-acquisition system connected for collecting data from  
13 the photo-detector array and data including oscilloscope voltage and current  
14 signals, leakage measurements, and means for providing visualization of photon  
15 emissions in time.

16 An alternative apparatus in accordance with this invention is provided to  
17 emulate a picosecond imaging circuit analysis / high current source analysis  
18 apparatus. The high current source forms a pulse train. A collection source  
19 evaluates photon emissions. A computer aided design (CAD) system is provided for  
20 visualizing chip mapping. An electrothermal circuit simulator, a post-processing  
21 system for calculating photon emission from a circuit simulator, and a second  
22 computer aided design (CAD) system for visualizing emulated photon emissions  
23 from the post-processing system are also provided. Preferably, a comparator  
24 system is provided which compares an actual photon emission map from the first  
25 computer aided design (CAD) system from the photon emissions, and from the  
26 second computer aided design (CAD) system from an emulated photon emission  
27 map. Preferably, the system provides a filter for emission energy for the first and

1 the second CAD systems; the system provides a filter for emission energy for the  
2 first and the second CAD systems; and a third CAD system provides the means to  
3 calculate current and voltage on a given node from the photon emission mapping  
4 whose results are compared to the electrothermal circuit simulation.

5 **BRIEF DESCRIPTION OF THE DRAWINGS**

6 The foregoing and other objects, aspects and advantages will be better  
7 understood from the following detailed description of a preferred embodiment of  
8 the invention with reference to the drawings, in which:

9 FIG. 1 partially shows a prior art CMOS FET device which comprises a P-  
10 doped silicon substrate in which an N-well has been formed.

11 FIG. 2 is a schematic/block diagram is showing a PICA (Picosecond Imaging  
12 Circuit Analysis) tool to which a Transmission Line Pulse (TLP) is supplied in a  
13 representative environment on which the subject invention may be implemented in  
14 accordance with this invention.

15 FIG. 3 illustrates how the PICA high current pulse testing method of this  
16 invention can produce a series of pulses for evaluation of electronic components  
17 under a pulsed mode whereby the first two pulses P1 and P2 have a low amplitude  
18 and subsequent pulses Pn-1 and Pn which are the last in a series of pulses have a  
19 maximum amplitude.

20 FIG. 4 is a flow chart of a program for the PICA high current pulse testing  
21 method employed in a testing system.

1           **FIG. 5 is a chart showing that the power to failure decreases exponentially as**  
2   **a function of increasing pulse width.**

3           **FIG. 6 shows a flow chart for a control computer or system for the PICA**  
4   **high current pulse testing method comprising a series of steps employed in**  
5   **accordance with the method of this invention.**

6           **FIG. 7A is a block diagram illustrating another embodiment of a PICA**  
7   **(Picosecond Imaging Circuit Analysis) tool to which a Transmission Line Pulse**  
8   **(TLP) is supplied in a representative environment on which the subject invention**  
9   **may be may be practiced on a Device Under Test (DUT) in accordance with the**  
10   **present invention.**

11           **FIG. 7B is a block diagram that shows a portion of the system of FIG. 7A**  
12   **wherein pulses are supplied to a transmission line passing through a node, a line and**  
13   **another node that connects to a Voltage Probe and through a third line to a DUT**  
14   **with a current transformer wrapped about the second line to measure the current**  
15   **flowing to the DUT.**

16           **FIG. 8 shows a plot of both Emitter Current ( $I_{EB}$ ) amperes (A) and Leakage**  
17   **Current  $I_{leakage}$  (pA) as function of Voltage (V).**

18           **FIG. 9A illustrates a method for testing a device DUT employing the high**  
19   **current pulsed PICA system of FIGS. 7A and 7B.**

20           **FIG. 9B illustrates an alternative method for testing a DUT by employing the**  
21   **high current pulsed PICA system of FIGS. 7A/7B.**

22           **FIG. 10 shows a plot of PICA test pulses with voltages having amplitudes**

1 which increase as a function of time in accordance with another aspect of this  
2 invention.

3 FIGS. 11A and 11B are provided for comparison of two photon induced  
4 current mappings of a chip design.

5 FIG. 12 shows another pulsed PICA tool to which a Transmission Line Pulse  
6 (TLP) is supplied in a representative environment on which the subject invention  
7 may be may be practiced on a Device Under Test (DUT) in accordance with the  
8 present invention.

9 **DETAILED DESCRIPTIONS OF**  
10 **PREFERRED EMBODIMENTS OF THE INVENTION**

11 Referring now to the drawings, and more particularly to FIG. 2, a  
12 schematic/block diagram is shown of a system 17 including a PICA (Picosecond  
13 Imaging Circuit Analysis) tool to which a Transmission Line Pulse (TLP) is supplied  
14 in a representative environment on which the subject invention may be  
15 implemented in accordance with this invention. The Picosecond Imaging Circuit  
16 Analysis (PICA) system 17 includes a PICA imaging system 18 and a PICA timing  
17 system 28. A device under test DUT is being examined by the system 17 to achieve  
18 evaluation of the latchup condition thereof. The DUT comprises an integrated  
19 circuit chip device which is initially in a powered state. A high current pulse source  
20 56 is used, which allows increases in the pulse train magnitude with time. Three  
21 tests are evaluated in the process. Those tests relate to the power grid, to the  
22 substrate and to the signal pins. The pulse magnitude starts at a low magnitude  
23 below the native power supply voltage level.

24 This system shown in FIG. 2 includes a pulse source 98 including an



1 oscilloscope 63 which provides an input to a computer 75 which provides an input  
2 to a high current pulse source 56. The high current pulse source 56 comprises a  
3 programmable pulse source having an output connected through a transmission line  
4 cable 58A and a first fixed impedance charged transmission line 58B, and  
5 transmission line cable 58F to the Device Under Test which as an example is a  
6 semiconductor chip DUT. The Transmission Line Pulse (TLP) line cable 58F  
7 provides a pulse waveform train to the device DUT. The device DUT is housed in a  
8 light tight enclosure 18. The high current pulse source 56 is a preferably a  
9 commercial pulse source which allows for defining the pulse characteristics. These  
10 are the rise time, fall time, width, and repetition rate of the pulses. The source is a  
11 single pulse source whose firing of consecutive pulses is provided by the computer  
12 system 75. Alternatively, the firing timing can be provided by the source itself.

13 Radiation from the device DUT is focused onto a lense 21 onto an imaging  
14 detector 19 which has both spatial and time resolution. Hence, as the device DUT  
15 undergoes current emissions, the photon intensity is obtained at any time during the  
16 applied voltage and current. Since the device DUT is electrically isolated from the  
17 voltage and current, the photon emissions are observed during the complete length  
18 of the applied pulse and after the pulse, allowing for evaluation of photon emissions  
19 after the pulse event has occurred. Line 23 from a stage 77 supporting the device  
20 DUT passes a clock output signal to a clock divider 29 in the PICA timing system 28.

21 The lense element 21 passes light through 21B to the imaging detector 20  
22 which has an output 19 through which cable 24 delivers x-position data output on  
23 line 25, y-position data output on line 26 and time data on line 27 to the PICA  
24 timing system 28. The x-position signal on line 25 and the y position signal on line  
25 26 pass to inputs to a Three (3) axis multichannel analyzer 33. The time signal on  
26 line 27 passes to the START input of the Time-to-Amplitude Converter (TAC) 31.  
27 The output of the clock divider 29 passes via line 30 to trigger the STOP input of the

1     **TAC 31. The TAC 31 provides an output on line 32 to the three-axis multichannel**  
2     **analyzer 33.**

3             **As in the case of the voltage and current measurement window process, the**  
4     **photon emissions are stored only within that specific window of time. One method**  
5     **to define the photon emissions within the measurement window time, a time**  
6     **averaged photon density is obtained for a given position. When it is of interest to**  
7     **store all the photon emissions during the event, or even a different “photon**  
8     **measurement window”, the photon emissions are then stored with the information**  
9     **of the current and voltage of the device in the data acquisition system.**

10            **In the method in this invention, if the evaluation of the leakage exceeds a**  
11     **leakage failure criteria, testing is discontinued. In this method, if it is of interest to**  
12     **evaluate past a leakage increase, the testing can continue to study beyond a failure**  
13     **criterion that is established. With this pulse waveform, a pulse train of successive**  
14     **pulses is applied continuously, repeating the charging process, switch closures,**  
15     **application of current to the device DUT, and the measurement of the current,**  
16     **voltage and photon emission level information, and leakage. With this method, the**  
17     **average current, voltage and photon emissions are collected. Given low photon**  
18     **count signals, the repeated tests allow acquisition of more signals for the photon**  
19     **count and intensity in space. The total or average photon intensity, or peak**  
20     **intensity can be of interest to the user. After adequate pulses, either single or**  
21     **multiple, applied to the device DUT, the process can continue by incrementally**  
22     **increasing the charging source or pulse source to increase the charge on the source**  
23     **to increase the applied current at the device DUT. The sequence is then repeated of**  
24     **measuring voltage, current, photon emissions and leakage ad infinitum. In this**  
25     **method, the pulse width, rise time, or any other variable of interest is altered.**

26            **In the case of increasing the pulse source magnitude, an I-V characteristic**

1 plot is shown where the measurement window average voltage and current is plotted  
2 on the plot. Additionally, a plot of photon count versus either the measurement  
3 window averaged current or voltage is plotted. The photon count is total photon  
4 count, average photon count within the voltage/current measurement window, an  
5 average or total photon count within another measurement window criterion, or the  
6 peak intensity at any point in the 2-D array mapping. Additionally, the leakage  
7 measurement is plotted along with the current, voltage, or photon measurements for  
8 each successive point. Again this is relevant to the single pulse or the repeated pulse  
9 train results. In the case of the pulse train, the leakage measurement is taken after a  
10 single pulse or a series of pulses from the pulse train.

11 FIG. 3 illustrates how the PICA high current pulse testing method can  
12 produce a series of pulses for evaluation of electronic components under a pulsed  
13 mode whereby the first two pulses P1 and P2 have a low amplitude and subsequent  
14 pulses Pn-1 and Pn which are the last in a series of pulses have a maximum  
15 amplitude.

16 FIG. 4 is a flow chart of a program for the PICA high current pulse testing  
17 method employed in a testing system. The program begins at step 34 which starts  
18 the program. Next in step 35 the system defines pulse width and pulse frequency.  
19 In step 36, the emission level is evaluated. In step 37, the current magnitude is  
20 increased and finally in step 38, the emission level from the device DUT is evaluated.  
21 The program ends at STOP step 39.

22 FIG. 5 is a chart showing that the power to failure decreases exponentially as  
23 a function of increasing pulse width, i.e. a lower power pulse with greater width can  
24 cause failure, as easily as a pulse with a shorter width but a higher power.

25 Method

1           **FIG. 6 shows a flow chart for a control computer or system for the PICA**  
2 **high current pulse testing method comprising a series of steps employed in**  
3 **accordance with this invention. The PICA high current pulse testing method begins**  
4 **at START in step 40. The method of FIG. 6 can be performed using the apparatus**  
5 **of FIG. 7A for achievement of the objective of this invention.**

6           **The method of FIG. 6 begins at START 40, that leads to step 41. In step 41,**  
7 **establish electrical signals to the semiconductor chip device DUT in FIGS. 2 and 7A.**  
8 **Next in step 42, the system eliminates power supply D.C. voltage levels to set the**  
9 **semiconductor chip device DUT into an unpowered state. Then in step 43, the**  
10 **system activates a pulse train source to generate a series of PICA high current**  
11 **pulses of a fixed pulse width and fixed rise and fall times for a pre-determined pulse**  
12 **magnitude into pads of the semiconductor chip device DUT in FIG. 7A. In step 44,**  
13 **filter light emissions of the  $i^{\text{th}}$  (first) frequency (wavelength) range from the**  
14 **semiconductor chip device DUT. In step 45, the system provides for collection of the**  
15 **filtered light emissions from the chip device DUT. In step 46, determine an**  
16 **adequate number of pulses to provide an adequate signal magnitude for analysis.**  
17 **In step 47, evaluate the functionality of the semiconductor chip device DUT to**  
18 **evaluate parametric shifts or destruction. In step 48, increase the current**  
19 **magnitude of the pulse train and repeat the aforementioned steps in the process**  
20 **until destruction of the semiconductor chip device DUT occurs. In step 49, in a**  
21 **primary recursive sequence, repeat all the above steps in the aforementioned**  
22 **process with an  $i+1^{\text{th}}$  (second) filter frequency range, as indicated by line 53 back to**  
23 **step 41. In step 50, in a secondary recursive sequence, repeat all the above steps for**  
24 **a plurality of semiconductor chips device DUT with a different pulse widths, as**  
25 **indicated by line 53 back to step 41. In step 51, in a tertiary recursive sequence,**  
26 **repeat all the above steps for a plurality of semiconductor chips device DUT with a**  
27 **different rise time, as indicated by line 53 back to step 41. In step 52, the process**  
28 **illustrated by FIG. 6 ends. The process continues until a certain level of failure**

1 criteria is met, i.e. no nondestructive level, e.g. latchup. The criteria for ending the  
2 recursive repetition of the process on line 53 are 1) fixed point; 2) failure criteria  
3 level; and 3) destruction.

4 FIG. 7A is a schematic block diagram of a high-current pulse picosecond  
5 imaging circuit analysis tool and system in accordance with the method of the  
6 present invention. The apparatus of FIG. 7A provides a representative environment  
7 in which the method of the subject invention may be implemented. The picosecond  
8 imaging circuit analysis tool and system are used in a unique fashion to provide  
9 these capabilities.

10 To achieve evaluation of the latchup condition, an integrated circuit chip  
11 device DUT is operated in a powered state. A high current pulse generator 55 is  
12 used, which allows increases in the magnitude with time of a pulse train applied to  
13 the DUT. Three tests are evaluated in the process. Those tests relate to the power  
14 grid, to the substrate and to the signal pins. The pulse magnitude starts at a low  
15 magnitude below the native power supply voltage level.

16 This system shown in FIG. 7A consists of a pulse source 55 including a high  
17 current pulse source 56, e.g. a Hewlett Packard HP8814A which is a programmable  
18 pulse source employed as a current pulse generator. High current pulse source 56  
19 has an output connected through a high impedance resistor  $R_{HV}$ . The output of the  
20 high impedance resistor  $R_{HV}$  is connected to transmission line cable 58A-58D which  
21 includes a first fixed impedance charged transmission line 58B, a high voltage  
22 electro-mechanical switch 58C, and a second fixed impedance charged transmission  
23 line 58D which connects to node 59, e.g. time domain transmission known in ESD  
24 (ElectroStatic Discharge) technology to provide such a source.

25 The high voltage switch 58C is included between transmission line cable

1 section 58B and transmission line cable section 58D, so the cable transmission line  
2 segments 58B and 58D are connected through the high voltage switch 58C, which is  
3 opened and closed by a transducer 76. Alternatively, a high voltage electrical switch  
4 such as a mercury vapor discharge switch can be employed.

5 Pulses generated by opening and closing of the high voltage switch 58C pass  
6 through cable 58D and through node 58 where there is a termination of a 48 ohm  
7 resistor connected to ground and a 500 ohm resistor 60 which connects through  
8 conductor 58E to node 61 which connects to the the input connection to the device  
9 under test device DUT and to a voltage probe VP. Voltage probe VP connects  
10 through line 66 to the voltage input of an oscilloscope 63. In other words, an  
11 attenuator is provided by resistor 59B with an resistance of 48 ohms from node 59 to  
12 ground and resistor 60 with an resistance of 500 ohms in series from node 59 line  
13 58E which connects to node 61. Rise time filters are provided to address overshoot  
14 to provide cleaner pulse waveforms. Alternative configurations of Transmission  
15 Line Pulse (TLP) apparatus are known in the art which are adapted to providing a  
16 pulse waveform train.

17 A current transformer CT is inductively coupled to the transmission line 58E  
18 near node 61. The current transformer CT is a part of a current probe CP that also  
19 includes a current probe cable 64 which connects current measurements from the  
20 current transformer CT to the current input 65 of the oscilloscope 63. An electro-  
21 magnetic current probe CP such as a TEK CT-1 has its current transformer CT  
22 placed around the pulsed signal line to capture the current signal in time as the  
23 device DUT supported on stage 77 is being pulsed which is then sent through  
24 current probe cable 64 ot current input 65 to an oscilloscope 63.

25 Optical radiation emitted from the DUT passes through several optical filters  
26 71A-71C, which pass various ranges of optical frequencies (wavelengths) to a photo-

1 multiplier detector array 72, the output of which passes to a photon data acquisition  
2 block 74 which provides an output to a central computer CPU on line 70A and on  
3 line 74B to a Current Voltage, Leakage Acquisition (CVLA) unit 70. The CVLA  
4 unit 70 also receives an input on line 69 from the oscilloscope 63. The output of the  
5 CVLA unit 70 on line 70A provides inputs to the CPU comprising AC or RF  
6 characteristics or other parametric values for analysis of failure criteria which can  
7 be used, e.g. R.F. characterization and other parameters can be extracted across the  
8 DUT. Other types of electrical measurements across the DUT are achievable  
9 instead of leakage measurements.

10 The computer (CPU) 75 is connected to receive outputs from the photon data  
11 acquisition block 74 on line 74A and from the CBLA 70 on line 70A. CPU 75  
12 supplies inputs to the transducer 76 and the high current pulse, charging source 56.  
13 The CPU 75 is connected to the stage 77 to send and positioning data thereto and to  
14 receive positioning data therefrom. A leakage measurement source which can be  
15 employed is a Keithley instruments tool. An attenuator and a Rise time filter can be  
16 employed as defined by ESD Association Standard Practice Documents on  
17 Transmission Line Pulse Measuring.

18 The high current pulsed picosecond imaging circuit analysis system shown in  
19 FIG. 7A illustrates the integration with the present environment within which the  
20 present invention can be practiced.

21 The pulse source 55 is a preferably a commercial pulse source which allows  
22 for defining the pulse characteristics. These pulse characteristics are the rise time,  
23 fall time, width, and repetition rate of the pulses. The pulse source 55 is a single  
24 pulse source whose firing of consecutive pulses is provided by signals from the  
25 computer system 75, or as a function of the pulse source 55 itself. Commercial  
26 sources with programming functions are used.

1           For non-commercial sources, pulse source 55 can consist of a transmission  
2 line cable 58B/58D, a charging source 56, a high impedance resistor 57 to charge the  
3 transmission line cable 58B/58D, electrical switches 58C to isolate the charging  
4 source 56, and a software programming function as described above with reference  
5 to FIG. 6. In the case of the transmission line source, the transmission line must be  
6 isolated from the device DUT to allow for charging of the transmission line cable  
7 without voltage being applied to the device DUT. Hence an electrical switch 58C is  
8 required to allow the charging source to supply the current required between  
9 closures thereof.

10           Referring to FIG. 7B, a pulse is supplied to the transmission line 58D which  
11 passes through a focusing lense and node 59 and through line 58E to node 61, which  
12 connects to the Voltage Probe VP and through the line 58F to the device DUT. The  
13 current transformer CT is shown wrapped about the line 58E to measure the  
14 current flowing therethrough to the device DUT.

15           When a pulse current is applied at node 61 to the device DUT allowing the  
16 current to flow through the structure, the current probe CP captures the current  
17 signal at the time that the device DUT is being pulsed. Various alternative methods  
18 are available to capture the voltage and current across the device DUT using  
19 resistor elements or other means, as will be understood by those skilled in the art.

20           As explained above, a pulse is applied to the device DUT, where the voltage  
21 and current signals are captured by the current and/or voltage probes. The  
22 resultant signal is stored in the oscilloscope 63 which is connected to computer CPU  
23 via line 69, CBLA unit 70 and line 70A. When a pulse is applied, due to ringing and  
24 impedance mismatches, there is an overshoot and the pulse causes ringing  
25 conditions. Non-ideal matching of electrical components in a transmission line pulse  
26 system can introduce reflections and mismatch loss. Losses from reflections are



1 minimized at all port intersections by impedance matching at any port intersection.  
2 By matching all components with the characteristic impedance of the transmission  
3 line (e.g. 50 Ohms), maximum pulse energy is transferred between ports.

4 Resistive matching networks (e.g., 2 element L-match or 3 element T-match)  
5 are added to the system to improve the matching at port-to-port boundary to  
6 minimize reflections losses. When the ringing has subsided, a “measurement  
7 window” is defined which allows for a measurement of the voltage within that time  
8 window. Preferably, averaging techniques are applied to determine the voltage and  
9 current in that time window.

10 These systems are configured in a number of different ways. In a first  
11 configuration, a 500 Ohm impedance 60 is in series with the device DUT. In parallel  
12 there is a 48 ohm termination impedance 59B. The current probe CP measures the  
13 current through the device DUT and the voltage sensor VP is in parallel with the  
14 device DUT. Current is typically limited to 5 Amps. A two-channel oscilloscope 63  
15 is used. There are only minor reflections. No reference pulse is required.

16 In a second configuration, the reflected pulse is evaluated. In this system, an  
17 attenuator is used for re-reflected stress pulses. In this method, the 50 Ohm  
18 impedance system is employed. An attenuator (not shown) is recommended which  
19 is placed in series with the device DUT in line 58F. The current is typically limited  
20 to 10 Amps. A single channel oscilloscope 63 is used. The voltage sensor VP is in  
21 parallel with the device DUT. There are multiple reflections. A reference pulse is  
22 required if the reflected pulse overlaps the incident pulse, i.e. the one sent in.

23 In a transmission-based system, there is no-attenuation. This method  
24 employs a 50 Ohm impedance system. No attenuator is placed in series with the  
25 device DUT. The current is typically limited to 10 Amps. A single channel

1 oscilloscope 63 is used. Again the voltage sensor VP is in parallel with device DUT.  
2 There are multiple reflections. A reference pulse is required.

3 In a reflection-transmission based system, a 100 Ohm impedance system is  
4 employed. The current is typically limited to 10 Amps. A two-channel oscilloscope  
5 63 is used. The voltage is sensed in parallel with the device DUT, and termination.  
6 There are multiple reflections. A reference pulse is required.

7 The emitted photons are sensed by the photon detector 72 and each event  
8 created by a photon striking the detector is captured by the photon data acquisition  
9 (collection) system 74. The DUT voltage and current conditions are cycled and the  
10 x, y, and time coordinates for each photon are logged. The measurement is cycled  
11 and the data is accumulated within each time bin until the desired level of signal  
12 amplitude and signal to noise is achieved. Note that the photon emissions are  
13 observed during the complete length of the applied pulse and after the pulse,  
14 allowing for evaluation of photon emissions after the pulse event has occurred.

15 As in the case of the voltage and current measurement window process, the  
16 photon emissions are stored only within that specific window of time. One method  
17 to define the photon emissions within the measurement window time, a time  
18 averaged photon density is obtained in time for a given position. When it is of  
19 interest to store all the photon emissions during the event, or even a different  
20 "photon measurement window", the photon emissions are then stored with the  
21 information of the current and voltage of the device in the data acquisition system.

22 In this method, after the pulse event is over, the switch 58C is open to isolate  
23 the device DUT and the transmission line electrical connections 58D, 58E, 58F from  
24 the pulse source 58B (e.g. commercial source or transmission line cable source).

1           A leakage measurement is then taken across the device DUT with a  
2 commercial measurement system, such as a parameter analyzer or Leakage Meter  
3 LM connected to node 61 and to ground. The measurement of the leakage is  
4 connected from LM on line 61B to the CVLA 70 to be stored in the CVLA 70.

5           In the method in this invention, if the evaluation of the leakage exceeds a  
6 leakage failure criterion, testing is discontinued. In this method, if it is of interest to  
7 evaluate past a leakage increase, the testing can continue to study beyond a failure  
8 criterion that is established.

9           With this pulse waveform, a pulse train of successive pulses is applied  
10 continuously, repeating the charging process, switch closures, application of current  
11 to device DUT, and the measurement of the current, voltage and photon emission  
12 level information, and leakage. In this method, the average current, voltage and  
13 photon emissions are collected. Given low photon count signals, the repeated tests  
14 allow acquisition of more signals for the photon count and intensity in space. The  
15 total or average photon intensity, or peak intensity can be of interest to the user.

16          After adequate pulses, either single or multiple have been applied to the  
17 device DUT, the process can continue by incrementally increasing the charging  
18 source or pulse source to increase the charge on the source to increase the applied  
19 current at the device DUT. The sequence of measuring voltage, current, photon  
20 emissions and leakage is then repeated, ad infinitum.

21          In accordance with this method, the pulse width, rise time, or any other  
22 variable of interest is altered.

23          In the case of increasing the pulse source magnitude, an I-V characteristic  
24 plot is shown where the measurement window average voltage and current is plotted

1 on the plot. Additionally, a plot of photon count versus either the measurement  
2 window averaged current or voltage is plotted. The photon count is total photon  
3 count, average photon count within the voltage/current measurement window, an  
4 average or total photon count within another measurement window criterion, or the  
5 peak intensity at any point in the 2-D array mapping. Additionally, the leakage  
6 measurement is plotted along with the current, voltage, or photon measurements for  
7 each successive point. Again this is relevant to the single pulse or the repeated pulse  
8 train results. In the case of the pulse train, the leakage measurement is taken after a  
9 single pulse or a series of pulses from the pulse train.

#### 10 Test Method Definition

11 A high current, programmable pulse source (e.g. HP8114A High Current  
12 Pulse source) supplies pulses to transmission line 58D as shown in FIG. 7B is used to  
13 establish the pulse train and is integrated with a Picosecond Imaging Circuit  
14 Analysis (PICA) tool visualization tool of FIG. 7A. Spectral filters 71A-71C shown  
15 in FIGS. 7A/7B are used in combination with the photosensor-array 72 to evaluate  
16 the light emissions from breakdown or recombination. Radio Frequency (RF)  
17 Direct Current (DC) or Alternating Current (AC) Parametrics are employed.

18 Spectral estimates of the light emission are evaluated using two different  
19 filters, rg780 and a bg39. In the emission process, those photon emissions associated  
20 with mid-gap electron hole pair recombination will have a different energy and  
21 frequency ( $E = h\nu$ ) compared to those emissions which are from breakdown  
22 phenomena in junctions.

23 Experimental results show that the frequency of the emissions from electron  
24 hole pair recombination is very narrow band and at the frequency of  $\nu = E_g/2h$   
25 where  $h$  is the Planck constant. For latchup it is important to detect low level  
26 electron hole pair emissions in the chip substrate to evaluate how the excess

1 minority carriers are distributed and recombining in the substrate.

2 For breakdown phenomena, and high field hot electron emissions, the  
3 spectral density is much broader and at a different spectral energy. Electrons  
4 accelerated by an electric field will be accelerated until it undergoes an electron-  
5 phonon or electron-lattice interaction. As a result, the spectral energy of these is  
6 associated with the voltage across a junction region and the applied electric field.  
7 As a result, using a filter, which addresses this spectral regime, the high field  
8 emissions is observed.

9 By combining the photon mappings of the electron-hole pair recombination,  
10 and the accelerated electron relaxation mapping, a full understanding of the  
11 response of where recombination physics and high level hot electron injection is  
12 occurring in a complex circuit. By evaluation of both photon mappings, the sources  
13 of injection and latchup are better evaluated.

14 The defined pulse widths would vary from 0.1 nanosecond to 1 microsecond  
15 time frames depending on the evaluation of ESD, EOS, or latchup. ESD phenomena  
16 will require testing of pulse widths from 0.1 nanosecond to 500 nanoseconds and  
17 latchup analysis is typically addressed in a 1 microsecond to 100 microseconds time  
18 regime. The rise time for ESD events of interest are typically from 100 picoseconds  
19 to 10 nanoseconds. The method would utilize these pulse widths for the different  
20 problems of interest. From the data of failure, a Wunsch Bell universal curve is  
21 established to evaluate power to failure versus the pulse width.

## 22 Power Supply Test Method

23 In this test, the D.C. voltage is applied to the power rail of the chip device  
24 DUT. The positive polarity pulse train is established with a sample pulse width, and  
25 time between pulses. The photon emissions are observed in time at the low

1 magnitude of the pulses. After a given pulse magnitude, the pulse train is continued  
2 until enough photon emissions are observable to visualize the location of the  
3 emissions. After adequate data collection, the pulse magnitude is increased allowing  
4 for a higher photon signal. This successive step stress is increased until a latchup,  
5 electrical overstress, or failure occurs. A sequence of slides is created to produce an  
6 animation of the successive regions of photon emission and the chip failure. The  
7 animation is produced where it is understood what the magnitude is in time where  
8 the ramp voltage versus time is evident to the viewer of the animation to evaluate  
9 the voltage or current-to-failure.

#### 10 **Ground Test**

11 In this test, the D.C. voltage is applied to the substrate rail of the chip. The  
12 negative pulse train is established with a sample pulse width, and time between  
13 pulses. The photon emissions are observed in time at the low magnitude of the  
14 pulses. After a given pulse magnitude, the pulse train is continued until enough  
15 photon emission are observable to visualize the location of the emissions. After  
16 adequate data collection, the pulse magnitude is increased allowing for a higher  
17 photon emission visible signal. This successive step stress is increased until a  
18 latchup, electrical overstress, or failure occurs. A sequence of slides is created to  
19 produce an animation of the successive regions of photon emission and the chip  
20 failure. The animation is produced where it is understood what the magnitude is in  
21 time where the ramp voltage versus time is evident to the viewer of the animation to  
22 evaluate the voltage or current-to-failure.

#### 23 **Input Pin Evaluation**

24 In this test, the D.C. voltage is applied to the VDD, and the substrate rail of  
25 the chip. A positive pulse train is established with a sample pulse width, and time  
26 between pulses. The photon emissions are observed in time at the low magnitude of  
27 the pulses. After a given pulse magnitude, the pulse train is continued until enough

1 photons are observable to visualize the location of the emissions. After adequate  
2 data collection, the pulse magnitude is increased allowing for a higher signal. This  
3 successive step stress is increased until a latchup, electrical overstress, or failure  
4 occurs. A sequence of slides is created to produce an animation of the successive  
5 regions of photon emissions and the chip failure. The animation is produced where  
6 it is understood what the magnitude is in time where the ramp voltage versus time is  
7 evident to the viewer of the animation to evaluate the voltage or current-to-failure.

8 A second test is then also completed with a negative polarity pulse train.  
9 Using the positive and negative pulse trains, the power-to-failure or latchup  
10 triggering initiation is evaluated.

#### 11 ESD Test

12 For ESD robustness evaluation, a sequence of ESD-like pulses is applied by a  
13 source and the photon emission pattern can again be evaluated in time. ESD-like  
14 pulses include 1) Transmission Line Pulse (TLP) model; 2) Human body model  
15 (HBM); 3) Machine model (MM); 4) Charge Device Model (CDE); and the  
16 5) Cable Discharge Event (CDE) model.

17 In this case, like the prior case the pulse is applied to the pads, the power  
18 supplies and the grounds. For ESD analysis, a positive or negative polarity pulse  
19 train is applied to each. In the ESD pulse train, the period has to be such as to allow  
20 cooling between successive pulses. The successive pulses are completed at the same  
21 current magnitude and the magnitude is increased as adequate photon emission  
22 data is available. This test is different from the latchup test since this allows cooling  
23 between successive events, has different polarities, and different waveforms. In this  
24 test, the response of the photon emissions are monitored and an animation is stored.

1    **RF Power-to-Failure Test**

2           In this test, the RF signal is an oscillatory source applied to the RF signal  
3 pins. The VDD and the VSS are stable and powered. The RF Signal is cycled with  
4 an increase amplitude is established after adequate photon emission data is  
5 collected. As the RF signal increases, at some point the transistors and circuits will  
6 fail due to power-to-failure of the circuit is exceeded. This method is important for  
7 RF networks, RF receivers, power-amplifiers and other RF circuitry.

8    **Power Bus Evaluation**

9           In this test, a D.C. current is slowly ramped into a chip to evaluate the  
10 uniformity of the current through the chip. Regions which show low photon  
11 emission are indicative of power bus drops at these higher currents. The D.C. level  
12 is increased until power droops lead to chip failure or the distribution is evaluated.

13   **SYSTEM**

14           From the tests, the following system features is established. The system can  
15 have a Computer Aided Design (CAD) system to show the mapping of the emissions  
16 and identify the circuits associated with the photon emission.

17           Power to failure is calculated from the photon emission intensity. The design  
18 system can identify the emissions with a specific circuit. From that circuit, the  
19 voltage and current is evaluated. From this the power-to-failure is evaluated of the  
20 specific component in the chip, as well as the level injected at the pad or power rail.  
21 Hence the system will provide a direct calculation as well as the visualization  
22 capability using the CAD system, and an identification with the element, and then  
23 relate the current to the photon emission magnitude.

24           As the signal is increased, a correlation is established between the input  
25 power and the photon emission rate. As a result, a plot and translation curve



1 identifying the photon rate with the current and voltage of the input source can be  
2 produced, allowing for calibration between the input power, reflected power, and  
3 the emission rate.

4 FIG. 8 shows a plot of both Emitter Current ( $I_{EB}$ ) amperes (A) and Leakage  
5 Current  $I_{leakage}$  (pA) as function of Voltage (V) which shows how leakage increases  
6 as function of voltage until a peak is reached about 8V, but decreases as emitter  
7 current increases slowly up to about 13V.

8 Referring to FIG. 9A a method is illustrated for testing a device DUT  
9 employing the high current pulsed Picosecond Imaging Circuit Analysis system of  
10 FIGS. 7A and 7B. The method can consist of the following steps indicated in FIG.  
11 9A starting with step 80.

12 In step 81, calibrate and verify the test system to extract, i.e. separate,  
13 parasitic resistance and impedances from the measurements (e.g. Probe resistance,  
14 system resistance). In step 82 perform initial parametric leakage measurement of  
15 the device DUT. Then in step 83, apply a stress pulse to the device DUT by closing  
16 the switch 58C in FIG. 7A. Next, in step 84, measure (read) and record voltage,  
17 current and photon intensity data in the window of the DUT which has been  
18 scanned. In step 85 perform a leakage measurement by measuring the photon  
19 intensity (count) across the device DUT in time and space by scanning across the  
20 device DUT in the measurement window. In step 86, store and/or plot the values of  
21 the current (I) voltage (V), photon intensity and leakage. In step 87 the system  
22 determines whether the leakage was failed. If the answer is YES that the leakage  
23 exceeds a failure criterion, then the process is stopped going directly to step 94 via  
24 lines 89 and 93. If the answer to the test was NO, then the system proceeds on line  
25 88 to step 90. In step 90, the system tests to determine whether the maximum pulse  
26 amplitude has been reached. If the answer is YES that the leakage exceeds a failure

1 criterion, the system proceeds on lines 92 and 93 to STOP testing in step 94. If NO,  
2 the system branches on line 94 to increase the stress pulse amplitude in step 95.  
3 Then step 95 leads on line 96 to continue testing with reapplication of a new pulse,  
4 by returning recursively to step 84 and the process continues until a YES answer is  
5 obtained in test 87 or test 90.

6 FIG. 9B illustrates an alternative method for testing the device DUT by  
7 employing the high current pulsed PICA system of FIGS. 7A and 7B. The steps are  
8 the same as in FIG. 9A except for steps 83, 84 and 95 which have been replaced by  
9 steps 83', 84' and 95'. In step 83' instead of a single stress pulse, apply a sequence of  
10 pulses to the device DUT. In step 84', measure and read current, voltage, and  
11 photon count across the device DUT in measurement window and store averaged  
12 data for current, voltage, or photon count, or accumulated. In step 95', continue  
13 testing with reapplication of a new pulse of different magnitude (or other  
14 characteristics ...eg. Rise time, fall time, etc). In all cases, any type of pulses can be  
15 used. The shape of width of the pulse does influence the measurement window  
16 process and adjustments need to be made.

17 This system is operated using an unpowered or powered method. DC chokes  
18 are applied to allow for biasing of nodes during pulsing and other means to provide  
19 the ac signal on an established dc levels. Adequate isolation would need to be  
20 provides for DC isolation during pulsed events.

## 21 Types of Pulses

22 For ESD robustness evaluation, a sequence of ESD-like pulses is applied by a  
23 source and the photon emission pattern can again be evaluated in time. ESD-like  
24 pulses is 1) Transmission Line Pulse (TLP) model, 2) Human Body Model (HBM),  
25 3) Machine Model (MM), 4) Charge Device Model (CDE) and the 5) Cable  
26 Discharge Event (CDE) model. In this case, like the prior case the pulse is applied

1 to the pads, the power supplies and the grounds. For ESD analysis, a positive or  
2 negative polarity pulse train is applied to each. In the ESD pulse train, the period  
3 has to such to allow cooling between successive pulses. The successive pulses are  
4 completed at the same current magnitude and the magnitude is increased as  
5 adequate photon emission data is available. This test is different from the latchup  
6 test since this allows cooling between successive events, has different polarities, and  
7 different waveforms. In this test, the response of the photon emission is monitored  
8 and an animation is stored.

9 Referring now to the drawings, and more particularly to FIG. 7A there is  
10 shown a representative environment on which the subject invention can be  
11 implemented. FIG. 7A is a diagram illustrating a picosecond imaging circuit  
12 analysis tool within which the present invention may be practiced. The high current  
13 PICA tool is used in a unique fashion to provide these capabilities.

14 In this method, the chip is in a powered state. A high current pulse  
15 generator which allows increases in the pulse train magnitude with time is used. In  
16 this technique, different photon emission energies are sorted using frequency filters  
17 to distinguish between recombination and avalanche emissions.

18 In an electrothermal simulation tool, the post-processor of the emission rates  
19 can be based on currents, the mapping of the chip and emulated photo-map of the  
20 transient photon emissions. An electrothermal circuit simulation tool can address  
21 issues related to the voltage, the current and the temperature at the nodes. The  
22 electrothermal simulation calculates the voltages, current and temperature  
23 temporally for all elements in the circuit. From this simulation run, the results are  
24 post-processed using a post-processing tool which from the results can be  
25 determined are as follows:

26 A) Forward or Reverse Bias State;

- 1    **B)     Photon emission rate and energy spectrum;**  
2    **C)     Diffusion of the carriers and Recombination rates.**

3            **From (A) by the potential, it is determined if the structure is in a forward**  
4    **bias or reverse bias.**

5            **For (B): For forward bias injection, the carriers are injected into the well or**  
6    **substrate regions. From this the photon emission is associated with the**  
7    **recombination. Recombination of an electron hole pair occurs at the  $E_g/2h$**   
8    **frequency (  $E = h\nu$ ) where  $\nu$  is the frequency. For reverse bias generation, knowing**  
9    **the voltage conditions, the electric field is obtained across the junction region. The**  
10   **energy of the emissions is calculated whose energy spectrum is associated with the**  
11   **voltage across the junction, providing a higher frequency component of photon**  
12   **emissions.**

13           **(C) From the local temperature obtained from the electrothermal**  
14   **simulation, the temperature is calculated. The temperature is used to determine the**  
15   **mobility and diffusion coefficient (  $D/u = kT / q$  ) and hence from the solution of the**  
16   **diffusion equation, the number of carriers at a position from the injecting source is**  
17   **calculated. The calculated number (temporally) is used to calculate the net emission**  
18   **of photons whose energy is  $E_g/2$ .**

19           **Then results are shown on a two dimensional mapping of the physical chip**  
20   **layout and an emulated map is produced in time and space. The intensity level is**  
21   **associated with the number of photons available at that frequency. A second map**  
22   **can be generated with a different frequency filter. Like the actual tool, the emulated**  
23   **tool allows for the emulation of the mapping for different frequencies or ranges of**  
24   **frequencies. From the tests, the following system features are established. The**  
25   **system can have a computer aided design (CAD) system to show the mapping of the**

1 emissions and identify the circuits associated with the photon emissions.

2 Power to failure is calculated from the photon emission intensity. The design  
3 system can identify the emissions with a specific circuit. From that circuit, the  
4 voltage and current are evaluated. From this evaluation, the power-to-failure is  
5 evaluated for the specific component in the chip, as well as the level injected at the  
6 pad or power rail. Hence the system will provide a direct calculation as well as the  
7 visualization capability using the CAD system, and an identification with the  
8 element, and will then relate the current to the photon emission magnitude.

9 As the signal current is increased, a correlation is established between the  
10 input power and the photon emission rate. As a result, a plot and translation curve  
11 identifying the photon rate with the current and voltage of the input source,  
12 allowing for calibration between the input power, reflected power, and the emission  
13 rate.

14 FIG. 10 shows a plot of PICA test pulses with voltages having amplitudes  
15 which increase as a function of time in accordance with another aspect of this  
16 invention.

17 An electrothermal simulation tool can include a post-processor which  
18 provides emission rates based on currents, the mapping of the chip and emulated  
19 photo-map of the transient photon emissions and the actual mapping produced by  
20 the picosecond imaging circuit analysis. Hence, the emulated picosecond imaging  
21 circuit analysis map is compared to the actual map. A comparative process is  
22 creates where the two maps are placed side-by-side in time and space and for a  
23 given photon frequency using the real filters and the emulated filters from the  
24 calculations. By placing the two maps adjacent to each other, unanticipated events  
25 are analyzed. These events include as follows:

- 1    1) Device Failure
- 2    2) Unanticipated transients
- 3    3) Design faults
- 4    4) Interconnect failure
- 5    5) MOSFET failure
- 6    6) ESD event failure
- 7    7) Electromigration failures

8            **FIGS. 11A and 11 B are provided for comparison of two photon emission**  
9 **mappings of a chip design. An emulated map is made of what a tool would yield.**  
10 **By data overlaying, the two maps are overlaid where a differential map is initiated**  
11 **to determine the differences between the emulated and the actual. In this way, the**  
12 **difference is highlighted to determine failures, faults and events more clear to the**  
13 **viewer. A smart system is developed to identify the nature of the differential photon**  
14 **emissions. In addition, the mappings of different frequencies are compared**  
15 **(emulated versus actual). In that fashion, the forward or reverse bias differential**  
16 **distinction is identified.**

17           **In FIG. 11A, the process starts with step 100. In step 101, an electrothermal**  
18 **simulator is employed to simulate a circuit. In step 102, the simulated values of**  
19 **current and voltage are recorded as a function of temperature. In step 103, the**  
20 **quantity of photon emissions from the device DUT is calculated by the system.**  
21 **In step 104, the values calculated are mapped to the device DUT which may be an**  
22 **integrated circuit chip. In step 105, a two dimensional map of the emission patterns**  
23 **obtained in step 104 is created and then the process stops in step 106.**

24           **FIG. 11B is a flow chart which shows a reverse method using the actual**  
25 **photon emissions to calculate the current density and identifying the element, and**  
26 **then calculating the currents and voltages at those nodes in the circuit. This process**

1 is reversed where the actual photon induced current map is used to identify the  
2 voltage and current of nodes in the physical circuit. From the actual photon map,  
3 the steps are completed as described next.

4 In FIG. 11B, the process starts with step 110. In step 111, a two dimensional  
5 actual map of the photon emission patterns obtained is created. In step 112, the  
6 values calculated are mapped to the device DUT which may be an integrated circuit  
7 chip. In step 113, use the system to calculate  $I(t)$  from photon emissions from the  
8 device(s) DUT. In step 114, the system stores  $I(t)$ , i.e. current as a function of  
9 temperature. In step 115, compare the results to those obtained from the electro-  
10 thermal simulator employed in FIG. 11A. Then the process stops in step 116.

11 A) A photon emission map is created from measurement;  
12 B) The emissions are associated with specific nodes;  
13 C) The currents at that node are calculated; and  
14 D) Temperature is estimated based on the total current (temperature is associated  
15 with Joule heating and  $I^2R$ ).  
16 E) Calculated currents are compared to the electrothermal simulation circuit  
17 simulation results. Calculated temperature is compared to electrothermal  
18 simulation predicted temperature, and calculated current is compared to the  
19 electrothermal circuit currents.

20 FIG. 12 shows another pulsed PICA system in accordance with this  
21 invention. In FIG. 12 a sample DUT is shown with detection being provided by  
22 electromagnetic (optical, etc.) radiation 232 being focussed by a lens 230 upon an  
23 imaging multichannel plate photomultiplier 220 which has an output 203 to the x-  
24 coordinate block 204, line 206 to the y-coordinate block 206 and line 209 to the time  
25 block 210. The x-coordinate block 204 which delivers x-position data output on line  
26 225, and the y-coordinate block 206 which delivers y-position data output on line 26  
27 are connected to provide x/y inputs to the three-axis multichannel analyzer and

1 computerized image analysis block 233. The time block 210 supplies time data on  
2 line 227 to the START input to the Time-to-Amplitude Converter (TAC) in the  
3 PICA timing system 228. A test pattern generator 240 supplies control signals on  
4 cable 241 to the stage on which the sample DUT is supported; and supplies trigger  
5 signals on line 242 to the STOP input of the TAC 231. The time signal on line 227  
6 passes to the START input of the TAC 31. The TAC 231 provides an output on line  
7 232 to the three-axis multichannel analyzer and computerized image analysis block  
8 233.

9 As in the case of the voltage and current measurement window process, the  
10 photon emissions are stored only within that specific window of time. One method  
11 to define the photon emissions within the measurement window time, a time  
12 averaged photon density is obtained in time for a given position. When it is of  
13 interest to store all the photon emissions during the event, or even a different  
14 “photon measurement window”, the photon emissions are then stored with the  
15 information of the current and voltage of the device in the data acquisition system.

16 While this invention has been described in terms of the above specific  
17 embodiment(s), those skilled in the art will recognize that the invention is practiced  
18 with modifications within the spirit and scope of the appended claims, i.e. that  
19 changes is made in form and detail, without departing from the spirit and scope of  
20 the invention as described and claimed. Accordingly all such changes come within  
21 the purview of the present invention and the invention encompasses the subject  
22 matter of the claims which follow. Various aspects of the embodiments described  
23 above may be combined and/or modified.